Logic Soft Errors in a Parallel CISC Decoder
نویسندگان
چکیده
The instruction decoder is one of the most complex and least regular logic structures in a modern processor that attempts to process multiple variable-length CISC instructions per cycle. This structure consumes a significant amount of area and is heavily utilized, making it vulnerable to logic soft errors. This paper analyzes a parallel decoder using gate-level modeling and statistical fault injection, and finds that the conventional single-event upset (SEU) approach is inadequate for modeling the effects of soft errors in this circuit. We also show that different sections of the decoder design have very different fault propagation characteristics, and discuss the suitability of various approaches for protecting such circuits.
منابع مشابه
VLSI implementation of Euclidean Geometry LDPC codes using maximum likelihood decoding
In this work ,a method was proposed to design an Euclidean geometry low density parity check codes(EG_LDPC)decoder using ML decoder algorithm.This can be useful as logic decoding can be implemented serially with simple hardware but requires a large decoding time. For memory applications, it increases the memory access time. Since most words in the memory willbe error-free, the average decoding ...
متن کاملEfficient Block Codes for Error Correction Using Low Density Parity Check Codes
This paper presents a novel high-speed BCH (hamming) decoder that corrects single-bit errors in parallel and multiple-bit errors corrects serial manner. The proposed decoder is constructed by a novel design and is suitable for nanoscale memory systems, in which multiple-bit errors occur at a probability comparable to single-bit errors and multiple errors occur at a higher probability. To preven...
متن کاملTechniques for Turbo Decoding Using Parallel Processing, Comparative Analysis
Parallel turbo decoding is becoming mandatory in order to achieve high throughput and to reduce latency, both crucial in emerging digital communication applications. This paper explores and analyzes parallelism techniques in convolution turbo decoding with the vertibi and MAP algorithm. A two-level structured classification of parallelism techniques is proposed and discussed: SISO decoder level...
متن کاملOptimized parallel decoding of difference set codes for high speed memories
The interest in using advanced Error Correction Codes (ECCs) to protect memories and caches is growing. This is because as process technology downscales, errors are more frequent and also tend to affect multiple bits. For SRAM memories and caches, latency is a limiting factor and ECCs have to provide low decoding times that can in most cases be only achieved with the use of a parallel decoder. ...
متن کاملA Novel Design of a Multi-layer 2:4 Decoder using Quantum- Dot Cellular Automata
The quantum-dot cellular automata (QCA) is considered as an alternative tocomplementary metal oxide semiconductor (CMOS) technology based on physicalphenomena like Coulomb interaction to overcome the physical limitations of thistechnology. The decoder is one of the important components in digital circuits, whichcan be used in more comprehensive circuits such as full adde...
متن کامل